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Abstract :
An unified array architecture is described for computation of DFT, DHT, DCT and DST
using a modified CORDIC (CoOrdinate Rotation DIgital Computer) arithmetic unit as
the basic Processing Element (PE). All these four transforms can be computed by simple
rearrangement of input samples. Compared to five other existing architectures, this one
has the advantage in speed in terms of latency and throughput. Moreover, the simple localseveral CORDIC based array architectures have been proposed for computation of the
above mentioned transforms.
Despite its elegance in computing trigonometric multiplication, the conventional
CORDIC  element  suffers  from  the  drawbacks  like  requirement  of  the  scale  factor
compensation and lower operation speed. Intense attentions have been paid to develop
special  purpose  CORDIC  processors  in  order  to  overcome  these  drawbacks  of  the
conventional CORDIC method.
In this paper, the authors first develop a new CORDIC processor, which is scaling
free in nature and the error arising from the approximation of the trigonometric function
is analyzed. Subsequently, this processor is used as the basic PE to develop a unified,
asynchronous,  wavefront  array  type  architecture  for  fast  computation  of  DXT  -  a
collective term representing either of the DFT, DHT, DCT or DST. Being multiplierless,
the  modified  CORDIC  arithmetic  unit  is  expected  to  reduce  the  hardware  cost
considerably compared to that of the MAC based designs. Keeping an eye on the low
power/low  voltage  applications,  the  datapath  of  the  basic  PE  has  been  designed  and
simulated using TGL in sea of gates semicustom environment. The paper is structured as
follows: the theoretical background of the modified CORDIC and the DXT have been
developed  in  Section  2.  A  brief  introduction  to  the  modified  CORDIC  [9]  is  also
provided  in  this  section  along  with  its  design,  layout  of  the  datapath  and  simulated
performance. The proposed array architecture is described in Section 3. In Section 4, the
authors describe the design and furnish the result of simulated power consumption of the
modified  CORDIC  unit.  The  salient  features  of  the  DXT  architecture  along  with  aDST :   Z(k) =  f(n + 1) sin [  k(2n + 1) / 2N] p
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In terms of  the operator Rot (*), the equations can be represented as
DFT : [ Fx     Fy ] =   [f(n)     0]  Rot (m )  q
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DHT : [H(k)     H(N-k)]  =   [f(n)     f(n)] Rot (m )  q
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DCT : [C(k)   - C(N-k)]  = [  [r(n)     0] Rot (m )] Rot (k ) 
n=0
N
q f
-
å
1
                                   (11)
where k = 0, 1, ....., N - 1; m = kn modulo N (=<kn>N), q = 2p/N and f = q/4 and
r(n) = f(2n) ,     for      n = 0, 1, ......, (N-1)/2
        = f(2N - 2n -1),   for n = (N + 1)/2, ..., (N-1)                                                      (12)
The comparison between equations (7) and (8) shows that DCT and DST are obtainable
from either of the two by proper data ordering.
Thus, all of the above four transforms can be clubbed into a single equation as
Y(k) = [ h(n) Rot (m )] Rot (k ) q f
n
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                                                                              (13)
where m = <kn>N , q = 2p/N, f = 0 for DFT/DHT and f = q/4 for DCT and DST.
3. Array architecture :
Fig.  3  shows  the  proposed  unified  architecture  for  N  =  5.  To  achieve  the  operation
Rot(mq)  on  the  given  sample  set,  the  input  samples  for  q  array  has  been  scheduled
according to the permutation sequence of <nk>N (ref. to Table 2). Computation of the
final result has been carried out by rotating the partial results emerging from the q array
by an angle kf. The data from the FIFO can be loaded to the registers at the input of the
adders with the help of one controlling counter and a mode control switch. The ‘ON’ andFor  clarity,  using  the  unified  architecture,  the  computation  of  5  point  DCT  is
explained. The data scheduling according to the permutation sequence of <nk>N (ref. to
Table  2)  is  depicted  in  Table  3  where  U
/(k)  =  U(k)  -  f(0),  the  terms  U(k)s  are  the
intermediate results after the rotation in the q plane. The U(0) term, which is a mere
accumulation (dc term) of the input samples, is omitted in Table 3. The U
/(k) terms after
addition with the f(0) terms  undergo rotation kf to generate the complete set of Y(k).
Here  the  x-component  of  Y(k)  gives  rise  to  the  desired  DCT  of  the  given  sample
sequence. The mode control switch is kept in the ‘OFF’ state here to route the data from
the FIFO to the adder at the x inputs of the processors.
Following the same line, the DST can also be obtained by replacing f(n) th sample of
DCT with f(n+1) th sample and considering the y-component of the output vector.
Letting  f  =  0,  the  same  architecture  is  capable  to  compute  DHT  and  DFT.  Data
distribution for the 5 point DHT is shown in Table 4. For computation of DHT, the mode
control  switch  is  kept  in  the  ‘ON’  state.  DFT  of  the  sample  set  can  be  obtained  by
inserting f(n) at the x-input of the input vector and putting 0 at the y input. The real and
imaginary  parts  are  obtained  from  the  x  and  y  components  of  the  output  vector
respectively.
The  proposed  architecture  can  be  extended  for  computation  of  long  transform
sequence by simply cascading the modules with lower N. As an example, to compute
DCT for N = 11, the architecture for N = 5 is considered as the basic cascading block and
coined as generalized module. Table 5 (a) shows the data distribution for 11 point DCT
which are partitioned into different blocks (D s) as shown by the solid lines in Table 5
(b).  Each  partitioned  data  block  can  be  computed  separately  using  one  generalizedutilization  may  not  be  possible  for  all  N.  Being  cascadable  in  nature,  the  proposed
architecture is compatible with the WSI (Wafer Scale Integration) technology.
This architecture may be a suitable candidate for low power/low voltage applications.
The  architecture  is  based  on  modified  CORDIC  method  which  implies  reduction  of
power consumption at the algorithmic level since the number of operations have been
reduced.  The  presence  of  block  level  pipelining  and  parallelism  reduce  power
consumption at the architectural level. The asynchronous operation mode suppresses the
glitches and thus a considerable amount of power can be saved. The CORDIC is designed
using TGL and thus reduction of circuit level power consumption is achieved. Therefore,
the proposed architecture can save power in the algorithm, architecture and circuit level.
6. Conclusions :
The  proposed  architecture  is  an  asynchronous,  wavefront  array  type  capable  of
computing  DXT.  Being  data  driven  and  self  timed  in  nature,  it  eliminates  the  data
skewing and subsequent glitch problems. However, a suitable handshaking protocol is to
be adopted to maintain the data driven property. The advantage of  modified CORDIC PE
stems  from  an  expected  lower  area  consumption  than  the  MAC  based  PE.  Use  of
CORDIC eliminates the requirement of precomputation of cosq and sinq. The simple
local interprocessor connection leads to the efficient utilization of the floor space and
subsequent  reduction  in  routing  area.  The  presence  of  inherent  pipelining  and
concurrency  in  this  architecture  are  advantageous  so  far  the  low  power/low  voltage
operation is concerned. Construction of the CORDIC module using TGL methodology
enhances the power saving at circuit level. Thus, the proposed structure exhibits power
saving at algorithm, architecture and at the circuit level.1q 2q 3q 4q
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4 (N +1) 2 (N – 1) 8 N N no requirement
of real
multiplication
operation
no requirement
of real
multiplication
operation
Latency O(2N) O (2N - 2) O[2(ÖN+1) +
ÖN+2]
O (N) O (N) O (N)
Throughput O(1) O(1) O(1) O(1) O(1) O(N)
Table 6  GMC D33   GMC   GMC
unused
Y(10)
Y(9)
Fig. 4
Y(4)
Y(3)
Y(2)
Y(1)
D12
D23
   0
   0
GMC  D13
  GMC
   0
  GMC D33
  D22
  GMC
  GMC
   D32
  GMC
D11
  D21
  GMC
  GMC
   D31
  GMC
Y(8)
Y(7)
Y(6)
Y(5)
unused
Y(10)
Y(9)
Figure 4Fig. caption
Fig. 1. The block diagram of the modified CORDIC unit.
Fig. 2. Layout of 4 bit adder/subtractor (conditional sum type).
Fig. 3. The architecture for N = 5 and the symbol (GMC).
Fig. 4. The cascaded architecture for 11 point DCT using 5 point DCT modules as the
            basic block.
Table caption
Table 1. Power performance of different blocks used to construct the CORDIC unit.
Table 2. The permutation table of nk modulo N for N = 5.
Table 3. The data scheduling for 5 point DCT derived from Table 1.
Table 4. The data scheduling for 5 point DHT derived from Table 1.
Table 5. The data scheduling for 11 point DCT and its representation in the form of
block data (D*).
Table 6. Comparison with other five architectures.